sysmo-bts
/
u-boot
9
0
Fork 0
Code Pull Requests Releases Activity

ARM: DRA: Fix period calculation in iodelay recalib sequence 

A divider of 5 is required to get the right period value to be
set for a given sysclk frequency. This is a fixed-constant for
all sysclks.

Signed-off-by: Sricharan R <r.sricharan@ti.com>
This commit is contained in:
Sricharan R 2014-02-04 19:07:36 +05:30 committed by Tom Rini
parent 2a5788adc4
commit 861e94936c
1 changed files with 1 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

1
arch/arm/cpu/armv7/omap5/hw_data.c
View File

@ -327,6 +327,7 @@ void recalibrate_io_delay(void)
/* period in ps */
period = mhz / (period/mhz);
period /= 5;
writel(temp | period, (*ctrl)->iodelay_config_reg_2);
/*