86 lines
2.5 KiB
C
86 lines
2.5 KiB
C
/*
|
|
* (C) Copyright 2000
|
|
* Wolfgang Denk, DENX Software Engineering, wd@denx.de.
|
|
*
|
|
* SPDX-License-Identifier: GPL-2.0+
|
|
*/
|
|
/* ide.c - ide support functions */
|
|
|
|
|
|
#include <common.h>
|
|
|
|
#ifdef CONFIG_CMD_IDE
|
|
#include <ata.h>
|
|
#include <ide.h>
|
|
#include <pci.h>
|
|
|
|
#define IT8212_PCI_CpuCONTROL 0x5e
|
|
#define IT8212_PCI_PciModeCONTROL 0x50
|
|
#define IT8212_PCI_IdeIoCONFIG 0x40
|
|
#define IT8212_PCI_IdeBusSkewCONTROL 0x4c
|
|
#define IT8212_PCI_IdeDrivingCURRENT 0x42
|
|
|
|
extern struct pci_controller hose;
|
|
|
|
int ide_preinit (void)
|
|
{
|
|
int status;
|
|
pci_dev_t devbusfn;
|
|
int l;
|
|
|
|
status = 1;
|
|
for (l = 0; l < CONFIG_SYS_IDE_MAXBUS; l++) {
|
|
ide_bus_offset[l] = -ATA_STATUS;
|
|
}
|
|
devbusfn = pci_find_device(PCI_VENDOR_ID_CMD, PCI_DEVICE_ID_SII_680, 0);
|
|
if (devbusfn == -1)
|
|
devbusfn = pci_find_device(PCI_VENDOR_ID_ITE,PCI_DEVICE_ID_ITE_8212,0);
|
|
if (devbusfn != -1) {
|
|
u32 ide_bus_offset32;
|
|
|
|
status = 0;
|
|
|
|
pci_read_config_dword (devbusfn, PCI_BASE_ADDRESS_0,
|
|
&ide_bus_offset32);
|
|
ide_bus_offset[0] = ide_bus_offset32 & 0xfffffffe;
|
|
ide_bus_offset[0] = pci_hose_bus_to_phys(&hose,
|
|
ide_bus_offset[0] & 0xfffffffe,
|
|
PCI_REGION_IO);
|
|
if (CONFIG_SYS_IDE_MAXBUS > 1) {
|
|
pci_read_config_dword(devbusfn, PCI_BASE_ADDRESS_2,
|
|
(u32 *) &ide_bus_offset[1]);
|
|
ide_bus_offset[1] &= 0xfffffffe;
|
|
ide_bus_offset[1] = pci_hose_bus_to_phys(&hose,
|
|
ide_bus_offset[1] & 0xfffffffe,
|
|
PCI_REGION_IO);
|
|
}
|
|
}
|
|
|
|
if (pci_find_device (PCI_VENDOR_ID_ITE, PCI_DEVICE_ID_ITE_8212, 0) != -1) {
|
|
pci_write_config_byte(devbusfn, IT8212_PCI_CpuCONTROL, 0x01);
|
|
pci_write_config_byte(devbusfn, IT8212_PCI_PciModeCONTROL, 0x00);
|
|
pci_write_config_word(devbusfn, PCI_COMMAND, 0x0047);
|
|
#ifdef CONFIG_IT8212_SECONDARY_ENABLE
|
|
pci_write_config_word(devbusfn, IT8212_PCI_IdeIoCONFIG, 0xA0F3);
|
|
#else
|
|
pci_write_config_word(devbusfn, IT8212_PCI_IdeIoCONFIG, 0x8031);
|
|
#endif
|
|
pci_write_config_dword(devbusfn, IT8212_PCI_IdeBusSkewCONTROL, 0x02040204);
|
|
/* __LS_COMMENT__ BUFFALO changed 2004.11.10 changed for EMI */
|
|
pci_write_config_byte(devbusfn, IT8212_PCI_IdeDrivingCURRENT, 0x36); /* 10mA */
|
|
/* pci_write_config_byte(dev, IT8212_PCI_IdeDrivingCURRENT, 0x09); */ /* 4mA */
|
|
/* pci_write_config_byte(dev, IT8212_PCI_IdeDrivingCURRENT, 0x12); */ /* 6mA */
|
|
/* pci_write_config_byte(dev, IT8212_PCI_IdeDrivingCURRENT, 0x24); */ /* 6mA,2mA */
|
|
/* pci_write_config_byte(dev, IT8212_PCI_IdeDrivingCURRENT, 0x2D); */ /* 8mA,4mA */
|
|
pci_write_config_byte(devbusfn, PCI_LATENCY_TIMER, 0x00);
|
|
}
|
|
|
|
return (status);
|
|
}
|
|
|
|
void ide_set_reset (int flag) {
|
|
return;
|
|
}
|
|
|
|
#endif /* CONFIG_CMD_IDE */
|