sysmo-bts
/
u-boot
9
0
Fork 0
Code Pull Requests Releases Activity

ARM: AM43xx: Change DDR3 Reset Value 

The bit DDR3_RST_DEF_VAL inside CTRL_DDR_IO represents the default value
of the ddr reset value for DDR3 before the EMIF takes over. We must have
this bit set high so that on exit from DeepSleep0 within the kernel the
reset line has the proper value.

Signed-off-by: Dave Gerlach <d-gerlach@ti.com>
This commit is contained in:
Dave Gerlach 2014-01-30 22:24:26 -06:00 committed by Tom Rini
parent 2cf367813d
commit 3b499ca3f0
1 changed files with 1 additions and 1 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

2
arch/arm/cpu/armv7/am33xx/emif4d5.c
View File

@ -142,7 +142,7 @@ void do_sdram_init(const struct ctrl_ioregs *ioregs,
writel(ioregs->dt3ioctrl, &ioctrl_reg->dt3ioctrl);
writel(ioregs->emif_sdram_config_ext,
&ioctrl_reg->emif_sdram_config_ext);
writel(0x0, &ddrctrl->ddrioctrl);
writel(0x80000000, &ddrctrl->ddrioctrl);
/* Set CKE to be controlled by EMIF/DDR PHY */
writel(readl(&ddrctrl->ddrckectrl) | 0x3, &ddrctrl->ddrckectrl);